Circuit Implementation of Power Converter for High-Speed Switching Operations

Abstract

Abstract: Recently, high di/dt and dv/dt switching operations of power converter circuits has been discussed for realizing a high-efficiency power converter circuit. In this case, parasitic inductances of the bus bar between a DC capacitor and power devices may cause issues of overshoot voltage and electromagnetic interference(EMI) noise. Therefore, it is necessary to design the bus bar geometry while considering the minimization and optimization of the parasitic inductance of bus bar. This paper discusses a relationship between bus bar geometry and switching characteristics. In addition, the bus bar analysis is based on the PEEC method, and the bus bar geometry is designed by considering the stray inductance with using an inductance-map method. Moreover, this paper also presents a design procedure of acceptable stray inductance based on a standardization method. It should be noted that the stray inductance is designed not for minimization, but optimization, and it is shown not as an absolute value(H), but as a percentage value(%). Finally, the oscillation waveforms under turn-off operation will be discussed depending on the bus bar geometry.

Key words: Bus bar inductance, bus bar geometry, circuit implementation, EMI, switching characteristics

Keiji Wada. Circuit Implementation of Power Converter for High-Speed Switching Operations[J]. Chinese Journal of Electrical Engineering, 2018, 4(3): 47-52.

References

[1] S. Jahdi, O. Alatise, C. Fisher, L. Ran,P. Mawby, “An evaluation of silicon carbide unipolar technologies for electric vehicle drive-trains,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 2, no. 3, pp. 517-528, Sep. 2014.
[2] H. A. Mantooth, D. Glover,P. Shepherd, “Wide bandgap technologies and their implications on miniaturizing power electronic systems,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 2, no. 3, pp. 374-385, Sep. 2014.
[3] J. I. Itoh, T. Araki,K. Orikawa, “Experimental verification of an EMC filter used for PWM inverter with wide band-gap devices,” IEEJ J. Ind. Appl., vol. 4, no. 3, pp. 213-219, Mar. 2015.
[4] X. Huang, Q. Li, Z. Liu,F. C. Lee, “Analytical loss model of high voltage GaN HEMT in cascode configuration,” IEEE Trans. Power Electron., vol. 9, no. 2, pp. 2208-2219, May 2014.
[5] H. Li, S. Munk-Nielsen, X. Wang, R. Maheshwari, S. Bęczkowski, “Influences of device and circuit mismatches on paralleling silicon carbide MOSFETs,” IEEE Trans. Power Electron., vol. 31, no. 1, pp. 621-634, Jan. 2016.
[6] Z. Chen, D. Boroyevich, and R. Burgos, “Experimental parametric study of the parasitic inductance influence on MOSFET switching characteristics,” Proc. Int. Power Electron. Conf. (IPEC), Jun. 2010, pp. 164-169.
[7] J. Wang, H. S. H.Chung, and R. T.H. Li, “Characterization and experimental assessment of the effects of parasitic elements on the MOSFET switching performance,” IEEE Trans. Power Electron., vol. 28, no. 1, pp. 573-590, Jan. 2013.
[8] J. Noppakunkajorn, D. Han,B. Sarlioglu, “Analysis of highspeed PCB with SiC devices by investigating turn-off overvoltage and interconnection inductance influence,” IEEE Trans. Power Electron., vol. 1, no. 2, pp. 118-125, Aug. 2015.
[9] K. Wang, X. Yang, H. Li, H. Ma, X. Zeng,W. Chen, “An analytical switching process model of low-voltage eGaN HEMTs for loss calculation,” IEEE Trans. Power Electron., vol. 31, no. 1, pp. 635-647, Jan. 2016.
[10] D. P. Sadik, K. Kostov, J. Colmenares, F. Giezendanner, P. Ranstad,H. P. Nee, “Analysis of parasitic elements of SiC power modules with special emphasis on reliability issues,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 4, no. 3, pp. 988-995, Sep. 2016.
[11] M. Ando,K. Wada: “Design of acceptable stray inductance based on scaling method for power electronics circuits”, IEEE Journal of Emerging Selected Topics Power Electronics., vol. 5, no. 1, pp. 568-575, 2017.
[12] R. Bayerer, and D. Domes, “Power circuit design for clean switching,” Proc. Int. Conf. Integr. Power Syst. (CIPS), pp. 1-6, Mar. 2010.
[13] C. Chen, X. Pei, Y. Chen,Y. Kong, “Investigation, evaluation, and optimization of stray inductance in laminated busbar,” IEEE Trans. Power Electron., vol. 29, no. 7, pp. 3679-3691, Jul. 2014.
[14] J. M. Allocco, “Laminated bus bars for power system interconnects”,IEEE Applied Power Electronics Conference and Exposition (APEC), Vol. 2, pp. 585-589, 1997.
[15] M. C. Caponet, F. Profumo, R. W. D.Doncker, and A. Tenconi, “Low stray inductance bus bar design and construction for good EMC performance in power electronic circuits,” IEEE Trans. Power Electron., vol. 17, no. 2, pp. 225-231, Mar. 2002.
[16] S. Li, L. M. Tolbert, F. Wang,F. Z. Peng, “Stray inductance reduction of commutation loop in the P-cell and N-cell-based IGBT phase leg module,” IEEE Trans. Power Electron., vol. 29, no. 7, pp. 3616-3624, Jul. 2014.
[17] N. Zhang, S. Wang,H. Zhao, “Develop parasitic inductance model for the planar busbar of an IGBT H bridge in a power inverter,” IEEE Trans. Power Electron., vol. 30, no. 12, pp. 6924-6933, Dec. 2015.
[18] J. Wang, B. Yang, J. Zhao, Y. Deng, X. Zhixin,X. He, “Development of a compact 750kVA three-phase NPC three-level universal inverter module with specifically designed busbar,” Proc. IEEE Appl. Power Electron. Conf. Expo., Feb. 2010, pp. 1266-1271.
[19] A. E. Ruehli, “Inductance Calculations in a Complex Integrated Circuit Environment,” IBM Journal of Research and Development, vol. 16, no. 5, pp. 470-481, 1972.
[20] C. R. Paul, INDUCTANCE Loop and Partial. New Jersey: John Wiley & Sons, Inc. Publication, pp. 291-310, 2009.
[21] J. L. Schanen, E. Clavel,J. Roudet, “Modeling of low inductive busbar connection,” IEEE Ind. Appl. Mag., vol. 2, no.5, pp. 39-43, Sep./Oct. 1996.